11DF4 datasheet, 11DF4 circuit, 11DF4 data sheet: NIEC – Low Forward Voltage drop Diode,alldatasheet, datasheet, Datasheet search site for Electronic. Maximum Ratings. Approx Net Weightg. Rating. Symbol. 11DF4. Unit. Repetitive Peak Reverse Voltage. VRRM. V. Non-repetitive Peak Reverse. 11DF4 Datasheet PDF Download – Low Forward Voltage drop Diode, 11DF4 data sheet.

Author: Mukus Fenrizil
Country: Nicaragua
Language: English (Spanish)
Genre: Science
Published (Last): 5 January 2015
Pages: 460
PDF File Size: 19.74 Mb
ePub File Size: 20.63 Mb
ISBN: 136-8-64266-385-6
Downloads: 19027
Price: Free* [*Free Regsitration Required]
Uploader: Faejora

Application Note AN PDF

Isolated supplies are normally used for this purpose. Your cart Learn more about shopping on ABB. As this capacitor supports both the low-side output buffer and bootstrap recharge, we recommend a value at least ten times higher than C B. If a resistor is needed in series with the bootstrap diode, verify that V B does not fall below COM, especially during start-up and extremes of frequency and duty cycle.

The purpose of this network is to further delay the turn-on, without affecting the turn-off, thereby inserting some additional dead-time. The Active Reset More information. Thus, for a half-bridge operating from a rail voltage V R, the combined power dissipation is: Discharge occurs through 7.

If so, switching may need slowing down Verify that logic inputs are noise-free with respect to V SS Verify that input logic signals are longer than 50 ns Reduce inductance of gate drive loop. Increase the bootstrap capacitor C B value to above 0. As a further measure of noise immunity, a pulse-width discriminator screens out pulses that are shorter than 50 ns or so.

In this case the charge comes from the high voltage bus, through the device capacitances and leakages or through the load. The integrated functions More information. Turn-on and turn-off delays are 50 ns. This includes the charging and discharging of C d-sub. Diodes can be subdivided into two main classes: At start-up, the circuit delivers some negative gate voltage even after the first cycle.


The gate voltage must be controllable from the logic, which is normally referenced to ground. The value of the gate resistor should be as low as the layout allows, in terms of overvoltage on the device and negative spikes on the V S pin. The current rating of the diode is the product of gate charge times switching frequency. The bootstrap capacitor should be sized to hold enough charge to go through these periods of time without refreshing. When the regular PWM operation of the buck is interrupted due to excessive voltage at the output.

Others can drive one high-side and one low-side power device.

Datasheet archive on 18-8-2013

It should dissipate no power, have zero propagation delay, controlled rise and fall times, and have More information. Waveform for Circuit in Figure 28A The waveforms are daatsheet in Figure Those MGDs with two gate drive channel can have dual, hence independent, input commands or a single input command with complementary drive and predetermined deadtime.

The charge pump circuit formed by the two ln diodes and the 10 nf capacitor which 111df4 the 7. The Q of this resonant circuit should be low enough to insure that the bootstrap capacitor does not datasheer charged beyond the limits of V SS 20 V. Thank you for your inquiry and interest in ABB. Typically, the propagation delay between input command and gate drive output is approximately the same for both channels at turn-on as well as turn-off with temperature dependence as characterized in the datasheet.

The gate drive described. Use twisted wires, shorten length. Some MGDs can drive only one high-side power device e. Minimize parasitics in the gate drive circuit by using short, direct tracks. Thus, the control signals have to be level-shifted to the source of the highside power device, which, in most applications, swings between the two rails.


Click on Series name for product info dxtasheet aimtec.

The output voltage of the charge pump increases with increasing supply voltage. However, the corresponding negative spike at the V S pin of the IR is 50 V, as shown by the lower trace. L2, on the other hand, must be reduced with a tight layout, as per Figure Setting the gate voltage to zero at turn-off insures proper operation and virtually provides negative bias relative to the threshold voltage of the device. The use of the IR requires the addition of two diodes and two MOSFETs to insure that the bootstrap capacitor is charged at turn on and in subsequent cycles, should the conduction time of the freewheeling diodes become very short.

11DF4 (NIEC) – Low Forward Voltage Drop Diode | eet

Being a high-side switch, such gate voltage would have to be higher than the rail voltage, which is frequently the highest voltage available in the system. Those applications that require a minimum deadtime should use MGDs with integrated deadtime half-bridge driver or a high- and low-side driver in combination with passive components to provide the needed deadtime, as shown in Section Others can drive a full threephase bridge e.

The severity of the problem can be understood considering that by switching 10 A in 20 ns with a stray inductance of 50 nh, a 25 V spike is generated.